Abstract: In this paper, a new electronically controllable current-mode instrumentation amplifier (CMIA) is presented. The proposed CMIA is based on only two electronically tunable second-generation current conveyors (ECCIIs). It does not need any passive element which makes it highly suitable for integration. More interestingly, high CMRR is achieved without the need for matching between active elements. Its input and output signals are current and it enjoys low input and high output impedances, respectively. Due to the inefficiency of the existing ECCIIs, a new ECCII circuit is also designed to be used in the proposed CMIA structure. PSPICE simulation results using 0.18μm TSMC CMOS technology and supply voltage of ±0.9V, shows CMRR of 42dB and fixed -3dB bandwidth of 68MHz for differential-mode gain ranging from 0dB to 27dB.
Instrumentation amplifiers (IAs) are very important active blocks in signal processing applications. The traditional method to implement IAs is based on using three operational amplifiers (op-amps) and seven resistors [1] [2] [3] [4] [5] . However, to obtain high CMRR, perfectly matched resistors are required. In recent years, current-mode instrumentation amplifiers (CMIA) are proposed in which current-mode building blocks are used instead of op-amps [1] [2] [3] [4] [5] . One obvious advantage of most CMIAs is that their CMRR only depends on the matching of active elements not the resistors which is easier to achieve. In addition, they exhibit better frequency performance compared to conventional IAs. Electronic controlling characteristic of a CMIA is a key feature that makes it possible to change the differential-mode gain without the need for external variable resistors. This makes them highly appropriate for integrated circuit (IC) design due to occupying less chip area. However, the previously reported CMIA implementations with electronic controlling capability have several disadvantageous [1] [2] [3] [4] [5] . For example, in [1] a CMIA based on five operational transconductance amplifiers (OTAs) is presented in which electronic tunning is achieved by changing the bias current of OTAs. The disadvantage of the method proposed in [1] is its complicated structure which results in high power consumption and chip area. The electronically controllable CMIA of [2] , uses two current controlled current conveyors transconductance amplifiers (CCCCTAs). By bias current variation, the input impedance at CCCCTAs X-terminal changes and results in differential-mode gain variation. Unfavorably, it is implemented in BiCMOS technology and requires high supply voltage and power consumption. In the CMIA presented in [3] three current controlled secondgeneration current conveyors (CCCIIs) are used. The impedance at X-terminal of CCCIIs is changed electronically which results in differential-mode gain variation. Its main weakness is high supply voltage requirement.
The electronically controllable CMIA of [4] employs current mirrors and an electronically controlled resistor to achieve variable gain. The disadvantage of [4] is that its output signal is voltage and therefore additional voltage buffer is required at the output. Current mirrors are employed in [5] to design an electronically controlled CMIA. It uses degenerated current mirror to control differential-mode gain. Its main disadvantage is its low frequency performance of CMRR. In this paper, a new structure for implementing electronically controllable CMIA is presented. The proposed CMIA is based on only two ECCIIs. The significant feature of the proposed CMIA over all previously reported CMIAs is that matching between two active elements is not required. Therefore, the proposed structure is highly robust against process mismatches. As the existing ECCII circuits are not efficient in terms of power consumption and circuit complexity, a very simple ECCII with low power consumption is also proposed and used in the implementation of proposed CMIA. The rest of the paper is organized as follows: In Section 2, the proposed ECCII and its simulation results are given. The proposed CMIA and its simulation results are presented in Section 3 and finally Section 4 concludes the paper.
2-THE ECCII DESIGN

A-The Proposed ECCII Circuit
The symbolic representation of ECCII is shown in Fig. 1 [6] and its function is characterized by Eq. (1):
As it is seen from Eq. (1), unlike conventional CCIIs, the current at Z terminal is designed to be K times of X terminal current. The interesting characteristic of ECCII is that current gain K can be electronically varied. There are different realizations of ECCII in open literature [6] [7] [8] [9] [10] . However, the existing ECCIIs suffer from serious drawbacks such as complicated structure and the need for a compensation floating capacitor [6] , low impedance at Z terminal [7] , the need for Bipolar technology for implementation [8] [9] and complicated internal structure [6, 10] . Here, a high performance ECCII is presented which unlike previously reported works, has a very simple and compact structure which makes it highly suitable for low-voltage low-power applications.
The proposed ECCII is shown in Fig. 2 A straight forward analysis gives the input and output impedances of the proposed ECCII as:
where, r oMB3 , r o2 , and g m2 are the output impedance of transistors M B3 , M 2 , and transconductance of transistor M 2 , respectively. The g meq is also defined as:
Current gain can also be found as [5] : 
where μ, V TH , W and L are carrier mobility, threshold voltage, the channel wide and channel length of transistors, respectively.
B-Simulation Results of the Proposed ECCII
The operation of the proposed ECCII is verified through PSPICE simulations using 0.18μm TSMC CMOS parameters under supply voltage of ±0.9V. The used transistors aspect To have a wider gain range, gain of the degenerated current mirror is set at 10 which enables us to achieve current gain 20dB for V C =0V. Gain larger than 20dB is also achieved by applying positive control voltages. Fig. 3 shows current gain frequency response of the proposed ECCII for different values of control voltage V C . As it is seen, the current gain varies from 0dB to 28dB and -3dB bandwidth varies from 127MHz to 101MHz. Time-domain response of the proposed ECCII for sinusoidal input current with peak-to-peak value of 2μA and frequency of 5kHz is also shown in Fig. 4 . The THD value is 5.9%. The values of input impedance, output impedance and power dissipation (for V C = 0.234V) are found as 624Ω, 1.5MΩ and 628μW respectively. For V C =0.9V, the value of output impedance reduces to 40kΩ which is still high enough for most of the applications.
3-THE PROPOSED CMIA STRUCTURE A-The proposed CMIA
The proposed CMIA is shown in Fig. 5 . It consists of two ECCIIs. In the first ECCII control voltage V C1 is used to provide variable gain for the proposed CMIA. While, the second ECCII has a fixed current gain of unity which is achieved by connecting V C2 to -0.234V. The output of second ECCII is connected to the input of first ECCII. This connection results in subtraction of common-mode currents and addition of differential-mode ones right at the first ECCII's input. Performing a KCL analysis in Fig. 5 , gives the output current as:
where K 1 and K 2 are the current gains of the first and second ECCII respectively. For common-mode inputs we have I 1 =I 2 =I cm . Therefore, common-mode gain of the proposed CMIA is found as:
The current gain of second ECCII is selected close to unity and can be expressed as
in which ε i <<1. By inserting Eq. (9) into Eq. (8), commonmode gain is found as:
For differential-mode inputs we have I 1 =-I 2 =I dm /2 and using Eq. (7), differential-mode gain of the proposed CMIA is found as:
Inserting Eq. (9) into Eq. (11) gives
Using Eq. (12) and Eq. (10), CMRR of the proposed CMIA is achieved as:
As it is seen from Eq. (13), to achieve high CMRR matching between two active building blocks is not required. Instead, current gain of second ECCII should be close to unity. The interesting property of the proposed CMIA is that if current gain of second ECCII deviates from unity because of mismatches between transistors, its control voltage can be used to compensate it.
B-Simulation Results of the Proposed CMIA
In the proposed CMIA V C2 is set to -0.234V which gives K 2 =1 and V C1 is varied from -0.234V to V dd . The CMRR frequency performance of the proposed CMIA is shown in Fig. 6 which shows a DC gain value of 42dB. Differential-mode gain of the proposed CMIA is shown in Fig. 7 . As it is seen from Fig. 7 , differential-mode gain varies from 0dB to 27dB and its -3dB bandwidth remains approximately constant at 68MHz. Input impedance is 624Ω and Output impedance varies from 1.5MΩ (V C1 =-0.234V) to 60 kΩ (V C1 =V dd ) respectively. It also consumes 950μW at V C1 =-0.234 V and 1.73 mW at V C1 =V dd .
A comparison between proposed CMIA with other electronically tunable ones is given in Table- 1. As it is seen, compared to CMIAs of [1] and [5] , the proposed CMIA [2] [3] . Although the CMIA of [4] exhibits higher frequency performance compared to the proposed one, but for practical use it requires additional voltage buffer at the output which will degrade its frequency performance.
4-CONCLUTION
In this paper, a new low power CMIA topology based on two ECCIIs is presented. The differential-mode gain can be controlled by a control voltage. The proposed CMIA does not require matching between active elements to achieve high CMRR. It also exhibits superior performance in many aspects compared to other similar works. First, it has a very simple and compact structure. Second, it exhibits higher frequency performance. Third, input and output ports exhibit low and high impedances respectively which are highly demanded properties in current-mode signal processing. A compact ECCII is also proposed to implement proposed CMIA. The proposed ECCII exhibit superior performance compared to other existing ECCIIs and can be used in other applications such as oscillators and filters too.
